ResearcherID.com
ResearcherID Thomson Reuters  

Takahashi, Atsushi
Create a ResearcherID badge for this researcher View publications analytics for this researcher
Close
ResearcherID: B-9293-2015
URL: http://www.researcherid.com/rid/B-9293-2015
ORCID: http://orcid.org/0000-0003-3821-5325
My Institutions (more details)
Primary Institution:
Sub-org/Dept:
Role:
 
 

This list contains papers that I have authored.

publication(s)  
First Page Previous Page Page   of  7  Go Next Page Last Page
  Sort by:    Results per page: 
1. Title: Localization concept of re-decomposition area to fix hotspots for LELE process
Author(s): Yokoyama, Yoko; Sakanushi, Keishi; Kohira, Yukihide; et al.
Source: Design-Process-Technology Co-Optimization For Manufacturability Viii Volume: 9053 Published: 2014
Times Cited: 4
DOI: 10.1117/12.2046263
added
24-Feb-15
2. Title: Yield-aware Decomposition for LELE Double Patterning
Author(s): Kohira, Yukihide; Yokoyama, Yoko; Kodama, Chikaaki; et al.
Source: Design-Process-Technology Co-Optimization For Manufacturability Viii Volume: 9053 Published: 2014
Times Cited: 5
DOI: 10.1117/12.2046180
added
24-Feb-15
3. Title: An Any-Angle Routing Method using Quasi-Newton Method
Author(s): Kohira, Yukihide; Takahashi, Atsushi; IEEE
Source: 2012 17th Asia and South Pacific Design Automation Conference (Asp-Dac) Pages: 145-150 Published: 2012
Times Cited: 2
added
24-Feb-15
4. Title: Relay-Race Algorithm: A Novel Heuristic Approach to VLSI/PCB Placement
Author(s): Sheng, Yiqiang; Takahashi, Atsushi; Ueno, Shuichi; et al.
Source: 2011 Ieee Computer Society Annual Symposium on Vlsi (Isvlsi) Pages: 96-101 Published: 2011
Times Cited: 1
DOI: 10.1109/ISVLSI.2011.8
added
24-Feb-15
5. Title: Single-Layer Trunk Routing Using Minimal 45-Degree Lines
Author(s): Shinoda, Kyosuke; Kohira, Yukihide; Takahashi, Atsushi
Source: Ieice Transactions on Fundamentals of Electronics Communications and Computer Sciences Volume: E94A Issue: 12 Pages: 2510-2518 Published: DEC 2011
Times Cited: 0
DOI: 10.1587/transfun.E94.A.2510
added
24-Feb-15
6. Title: Special Section on VLSI Design and CAD Algorithms FOREWORD
Author(s): Takahashi, Atsushi
Source: Ieice Transactions on Fundamentals of Electronics Communications and Computer Sciences Volume: E94A Issue: 12 Pages: 2481 Published: DEC 2011
Times Cited: 0
added
24-Feb-15
7. Title: CAFE Router: A Fast Connectivity Aware Multiple Nets Routing Algorithm for Routing Grid with Obstacles
Author(s): Kohira, Yukihide; Takahashi, Atsushi
Source: Ieice Transactions on Fundamentals of Electronics Communications and Computer Sciences Volume: E93A Issue: 12 Pages: 2380-2388 Published: DEC 2010
Times Cited: 3
DOI: 10.1587/transfun.E93.A.2380
added
24-Feb-15
8. Title: CAFE router: A Fast Connectivity Aware Multiple Nets Routing Algorithm for Routing Grid with Obstacles
Author(s): Kohira, Yukihide; Takahashi, Atsushi; IEEE
Source: 2010 15th Asia and South Pacific Design Automation Conference (Asp-Dac 2010) Pages: 277-282 Published: 2010
Times Cited: 0
added
24-Feb-15
9. Title: A Fast Longer Path Algorithm for Routing Grid with Obstacles Using Biconnectivity Based Length Upper Bound
Author(s): Kohira, Yukihide; Suehiro, Suguru; Takahashi, Atsushi
Source: Ieice Transactions on Fundamentals of Electronics Communications and Computer Sciences Volume: E92A Issue: 12 Pages: 2971-2978 Published: DEC 2009
Times Cited: 4
DOI: 10.1587/transfun.E92.A.2971
added
24-Feb-15
10. Title: A Fast Longer Path Algorithm for Routing Grid with Obstacles using Biconnectivity based Length Upper Bound
Author(s): Kohira, Yukihide; Suehiro, Suguru; Takahashi, Atsushi; et al.
Source: Proceedings of the Asp-Dac 2009: Asia and South Pacific Design Automation Conference 2009 Pages: 600-605 Published: 2009
Times Cited: 11
added
24-Feb-15
publication(s)  
First Page Previous Page Page   of  7  Go Next Page Last Page
  Sort by:    Results per page: